NextRaise Logo
NextRaise
JobsDiscover rolesJob TrackerTrack applied positionsMy ResumesBuild & optimize resumes
Tools
Job Match AnalyzerPaste JD, get fit scoreATS ScoreScan for ATS issues
Chrome Extension
ResumesJobsProfile
Jobs
1 day agoBe an early applicant
NVIDIA·Semiconductors·1 day ago
1 day agoBe an early applicant

ASIC Physical Design Intern - 2027

Hsinchu, Taiwan, Province of ChinaInternshipEntry · 0-1 years

Sign up free to see how well your resume matches this role.

About this role

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

With the continuous improvement of chip technology, design scale and performance/power ratio, the physical design of digital chips is facing outstanding challenges in high frequency, low power consumption and multiple applications. High efficiency, high quality of the implementation of the construction chip is the guarantee of the company's competitiveness. As an ASIC-PD intern at NVIDIA, you'll learn and work on the tasks from RTL frozen to tape out, include synthesis, formal verification, constraints definition, timing closure/sign off, study on the timing impact of process and related methodology work.

What you'll be doing:

  • Chip integration and netlist generation, cross-team collaboration to implement chip partitioning and floorplan

  • Synthesis, RTL/netlist quality check, formal verification, function eco creation

  • Constraints creation and validation, timing budget, work with ASIC team to analyze/resolve function timing issues, achieve all special timing closure, such as io, test, clock, async etc.

  • Work in conjunction with PR engineers for chip implementation to achieve full chip timing closue

  • Develop and improve entire timing closure flow from frontend (pre-layout) to backend (post-layout), flow automation development for above areas

  • Methodology in any of above areas.

What we need to see:

  • Currently pursuing a Master's or PhD degree within a relevant or related field

  • Strong knowledge in IC design

  • Passionate about technology research and IC backend

  • Self-driven, good leaning ability, good teamwork

  • Excellent communication skill, proficient in English reading and writing

Ways to stand out from the crowd:

  • Experience in IC backend implementation

  • Hand-on experience in EDA software from Synopsys (DC/PT/Formality), Cadence (RC compiler/LEC)

  • Proficient user of Python or TCL

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!

SemiconductorsH1B sponsor likely
AI tools
Apply faster with autofillThe NextRaise extension autofills your application in one click.Get the extension

Similar jobs

  • VLSI Physical Design / APR Engineer at ambarellaTaiwan Hsinchu, Taiwan, Province of China
  • MTS – ASIC Silicon Debug, Device Technology & Yield Engineering at Micron TechnologyHsinchu, Taiwan, Province of China
  • ASIC Engineering Technical Leader at CiscoZhubei, Taiwan, Province of China
  • ASIC Reliability Analysis Engineer at Micron TechnologyTaichung, Taiwan, Province of China
  • Staff Engineer - DFT at ambiqmicroincHsinchu City, Taiwan, Province of China
  • Digital Design Engineer (New Grad) at monolithicpowerTaipei, Taiwan, Province of China