NextRaise Logo
NextRaise
JobsDiscover rolesJob TrackerTrack applied positionsMy ResumesBuild & optimize resumes
Tools
Job Match AnalyzerPaste JD, get fit scoreATS ScoreScan for ATS issues
Chrome Extension
ResumesJobsProfile
Jobs
1 month ago
Sec·1 month ago
1 month ago

Lead SOC RTL Design Engineer

Senior · 6-10 years

Sign up free to see how well your resume matches this role.

About this role

No description provided for this role.

No description
H1B sponsor likely
AI tools
Apply faster with autofillThe NextRaise extension autofills your application in one click.Get the extension

Similar jobs

  • Sr. FPGA /CPLD Engineer (Server & Storage-三重) at jabilSanchong
  • FPGA Team Lead at questdefensesystemssolutionsincWork
  • CR3150-數位電路設計工程師/ FPGA設計工程師/ 韌體研發工程師（B5G, AI-RAN） at wnc新竹科學園區園區二路20號
  • Lead FPGA /CPLD Engineer (Server & Storage-三重) at jabilSanchong
  • FPGA Engineer (m/f/d) – Digital Front-End & Real-Time Waveform Generation at thalesDITZINGEN SRA OME
  • Ingénieur Conception FPGA F/H at thalesSophia Antipolis