NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in United States of America
21 days ago
Apply with autofill
Apply with autofill
Teradyne·21 days ago
21 days ago

Agoura Hills ASIC Bench Characterization Manager (TERADYNE, Agoura Hills, CA) CA 91301

Agoura, United States of AmericaSenior · 5-10 yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Teradyne

How you compare FREE

?
Your scoreYour score: not yet known
→
64
Top 10%Top 10%: 64 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in United States.

Must-have skills for this role

  • semiconductor characterization
  • bench measurements
  • vba
  • verilog

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

About this role

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

 

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Teradyne’s Silicon Technology Engineering (STE) group is seeking a senior engineering leader to lead the bench characterization team supporting new product development. This role combines people leadership with hands-on technical guidance, with an expected focus of approximately 70% leadership and 30% technical contribution. The position partners closely with ASIC design, ATE test, program/product management, and internal customers to deliver characterization results that support project goals.

  • Lead, coach, and develop a team of characterization engineers, including onboarding, feedback, prioritization, and career development.
  • Partner with program/product management, ASIC design, ATE test, and internal customers to translate requirements into clear characterization execution plans.
  • Guide bench-level test plans, PCB interface considerations, DUT communication, and automated measurement approaches.
  • Review characterization data, correlate findings to system-level parameters, and ensure reports are ready for stakeholder review.
  • Support complex bench-level debug, failure analysis, and failure-isolation activities.
  • Communicate team progress, risks, and priorities to engineering leadership.

All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

  • Bachelor’s degree in Engineering or Physics required; Electrical/Computer Engineering preferred.
  • 10+ years of related work experience preferred in semiconductor characterization, bench measurements, mixed-signal systems, or related engineering work.
  • Experience leading, mentoring, or managing engineers, or demonstrated readiness to grow into people leadership.
  • Experience using benchtop equipment such as power supplies, SMUs, semiconductor parameter analyzers, multimeters, signal generators, AWGs, pattern generators, BERTs, oscilloscopes, VNAs, and spectrum analyzers.
  • Programming experience; VBA (Visual Basic for Applications) preferred, with additional knowledge of Python, MATLAB, or C++ a plus.
  • Experience programming in Verilog and working with SCPI communication.
  • Experience with mixed-signal (analog and digital) systems, multi-GHz signal delivery, de-embedding, and signal/power integrity preferred.
  • Experience characterizing PLLs, jitter, data eyes, DACs, and ADCs preferred.
  • Experience with revision control; Git preferred.
  • Strong cross-functional communication skills and the ability to represent the team to senior stakeholders.

 

Compensation
The base salary range for this role is $165,400-$264,700. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Benefits: Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.

 

#LI-MD1 

Company

Teradyne
Agoura, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Teradyne's careers site·first seen 31 Aug 2026·last verified 9 Sept 2026·How we source jobs

Similar jobs

  • VLSI Engineer II Graduate at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • VLSI Engineer I Graduate at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • Intern – DRAM Technology Physical Design and Block-Level PPA Optimization at Micron TechnologyBoise, United States of America–match not yet calculated
  • Digital IC Design Intern, MS - Summer 2027 at MarvellSanta Clara, United States of America–match not yet calculated
  • Physical Design Lead — Execution at alteraSan Jose, United States of America–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in United States
  • IC Verification Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • Digital IC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in Canada