NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Analog IC Design Engineer in Singapore
1 month ago
Apply with autofill
Apply with autofill
Astera Labs·Manufacturing·1 month ago
1 month ago

Analog Mixed-Signal Layout Intern

Singapore City, SingaporeInternshipEntry · 0-1 yearsAnalog IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Astera Labs

How you compare FREE

?
Your scoreYour score: not yet known
→
20
Top 10%Top 10%: 20 out of 100

Top 10% of NextRaise users matched against Analog IC Design Engineer roles in Singapore.

Must-have skills for this role

  • lvs
  • drc
  • pex
  • cadence virtuoso

PDF or DOCX · no account needed

Apply faster with autofill FREEAstera Labs uses Greenhouse - autofill it instead of retyping.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

About this role

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

We are seeking a motivated Analog Mixed-Signal Layout Intern to assist in the design and layout of high-performance analog and mixed-signal IP blocks. You will work closely with experienced layout and circuit design engineers to translate schematic designs into silicon, gaining hands-on experience with advanced technology nodes and CAD tools.

Key Responsibilities

· Assist in layout design of analog and mixed-signal circuits such as: Current mirrors, differential pairs, op-amps, bandgaps, comparators…

· Perform layout-vs-schematic (LVS), design-rule checks (DRC), and parasitic extraction (PEX) to ensure design quality and manufacturability

· Support floor planning, placement, routing, and matching for analog blocks following layout best practices (symmetry, shielding, guard rings, etc.)

· Work with circuit designers to optimize layout for performance, area, and reliability (minimize mismatch, noise coupling, IR drop).

· Document layout work and contribute to layout review checklists and verification reports.

Qualifications

· Currently pursuing a Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.

· Basic understanding of analog/mixed-signal IC design concepts.

· Familiarity with EDA tools such as Cadence Virtuoso, Synopsys, or Mentor Graphics.

· Basic understanding of matching techniques, layout symmetry, and common centroid structures. Strong analytical and problem-solving skills.

· Eagerness to learn advanced layout methodologies for high-speed and low-noise analog design.

What You’ll Gain

· Exposure to industry-standard AMS design flows and tools.

· Opportunity to study high speed layout techniques.

· Mentorship from experienced Circuit and AM layout engineers.

· Hands-on experience with real design projects leading to tape-out.

Preferred Skills (Nice to Have)

· Experience with version control systems (e.g., Git, Perforce).

· Knowledge of CMOS, FINFET devices structure.

· Familiarity with analog layout techniques and parasitic extraction.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Manufacturing

Company

Astera LabsManufacturing
Singapore City, Singapore

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Astera Labs's careers site·first seen 4 Aug 2026·last verified 8 Sept 2026·How we source jobs

Similar jobs

  • Staff Engineer, Analog Layout at ambiqmicroincSingapore–match not yet calculated
  • Senior Staff Engineer, Analog Design at ambiqmicroincSingapore–match not yet calculated
  • Principal Engineer, Analog Design (Team Lead) at ambiqmicroincSingapore–match not yet calculated
  • Manager for IO and Mixed Signal Design at BroadcomYishun, Singapore–match not yet calculated
  • Senior Analog Design Engineer at silabsSingapore–match not yet calculated

Browse more jobs

  • Analog IC Design Engineer jobs in Singapore
  • Process / Device Engineer jobs in Singapore
  • Digital IC Design Engineer jobs in Singapore
  • IC Verification Engineer jobs in Singapore
  • Analog IC Design Engineer jobs in United States
  • Analog IC Design Engineer jobs in India