NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / ASIC Design Engineer in Canada
6 hours agoBe an early applicant
Apply with autofill
Apply with autofill
Ciena·6 hours ago
6 hours agoBe an early applicant

ASIC Engineer Intern

Ottawa, CanadaInternshipEntry · 0-1 yearsASIC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at ciena

How you compare FREE

?
Your scoreYour score: not yet known
→
35
Top 10%Top 10%: 35 out of 100

Top 10% of NextRaise users, across all roles in this function in Canada.

Must-have skills for this role

  • python
  • systemverilog
  • asic
  • uvm

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Contribute to the development of automation infrastructure for ASIC devices.
  • Collaborate with developers and team leads to advance ASIC design, layout, integration, and verification activities.
  • Develop design blocks and evaluate designs for correctness and performance.
  • Implement netlists into silicon-realizable layouts and automate placement and extraction workflows.
  • Create constraints, analyze implementation reports, and automate ASIC integration processes.
  • Develop reusable SystemVerilog/UVM verification components.
  • Enhance Python-based reporting, analysis, build, simulation, and debug workflows.

What they're looking for

  • Programming experience using one or more of Java, Python, TCL, Skill/Ocean, or SystemVerilog.
  • Familiarity with Linux-based development environments.

Nice to have

  • Previous experience with ASIC or FPGA development programs.
  • Strong analytical and debugging skills.
  • Familiarity with Agile, JIRA, Confluence, and Git.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.


The Opportunity: Work term of 4 months extendable to 8, starting in January 2027.


Ciena is seeking a student to contribute to the development and evolution of automation infrastructure used for next-generation ASIC devices. The role provides exposure to ASIC design, integration, layout, and verification activities within large-scale DSP ASIC development for optical communications. The position is aligned to a student’s experience, strengths, and technical interests.


How you will make an impact:

  • Contribute to the development of automation infrastructure for ASIC devices.
  • Collaborate with developers and team leads to advance ASIC design, layout, integration, and verification activities.
  • Develop design blocks and evaluate designs for correctness and performance.
  • Implement netlists into silicon-realizable layouts and automate placement and extraction workflows.
  • Create constraints, analyze implementation reports, and automate ASIC integration processes.
  • Develop reusable SystemVerilog/UVM verification components.
  • Enhance Python-based reporting, analysis, build, simulation, and debug workflows.

The must haves:

  • Programming experience using one or more of Java, Python, TCL, Skill/Ocean, or SystemVerilog.
  • Familiarity with Linux-based development environments.

Nice to haves:

  • Previous experience with ASIC or FPGA development programs.
  • Strong analytical and debugging skills.
  • Familiarity with Agile, JIRA, Confluence, and Git.

Pay Range:

The hourly pay range for this position is $25.50 - $35.00.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.


In addition to competitive compensation, Ciena offers students access to the Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation pay as required by applicable laws.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.  Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Company

Ciena
Ottawa, Canada

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Ciena's careers site·first seen 22 Sept 2026·last verified 22 Sept 2026·How we source jobs

Similar jobs

  • Senior ASIC Design Engineer, Low Power AI at QualcommMarkham, Canada–match not yet calculated
  • SOC Design Engineer at QualcommMarkham, Canada–match not yet calculated
  • Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels) at QualcommMarkham, Canada–match not yet calculated
  • ASIC Development Engineer at Microchip TechnologyBurnaby, Canada–match not yet calculated
  • Senior SoC Design Engineer at Microchip TechnologyBurnaby, Canada–match not yet calculated

Browse more jobs

  • ASIC Design Engineer jobs in Canada
  • IC Verification Engineer jobs in Canada
  • Analog IC Design Engineer jobs in Canada
  • Digital IC Design Engineer jobs in Canada
  • ASIC Design Engineer jobs in United States
  • ASIC Design Engineer jobs in India