NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in United States of America
3 hours agoBe an early applicant
Apply with autofill
Apply with autofill
Marvell·Semiconductors·3 hours ago
3 hours agoBe an early applicant

Digital IC Design Intern

Petah Tikva, United States of AmericaInternshipEntry · 0-1 yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Marvell

How you compare FREE

?
Your scoreYour score: not yet known
→
64
Top 10%Top 10%: 64 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in United States.

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

About this role

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Power Design team is responsible for driving power efficiency throughout the chip design lifecycle, from early architecture and RTL through physical implementation and final signoff.
The team develops and owns the methodologies, tools, and flows used to estimate, analyze, track, and optimize chip power. We work closely with architecture, RTL, verification, and physical design teams to identify power challenges early, understand their root causes, and drive effective solutions while balancing power, performance, and area (PPA).
Our work includes developing power models and estimation capabilities, analyzing power at different stages of the design flow, identifying optimization opportunities, and driving improvements at both the RTL and physical design levels. The team also explores new automation and AI-based methodologies to make power analysis faster, more accurate, and more actionable.
As the chip’s power center of expertise, the team provides technical guidance, establishes best practices, tracks power targets, and drives power-related activities across the broader chip design organization.

What You Can Expect

Ramp up on chip power estimation methodologies, tools, and power calculators.

Perform power analysis and identify optimization opportunities throughout the chip design lifecycle.

Explore and implement power optimizations at both the RTL and physical design levels.

Develop automation and improve existing power analysis and estimation flows.

Explore the use of AI tools for power analysis, optimization, and design-flow automation.

Analyze power trends and identify high-impact areas for improvement.

Collaborate with RTL, physical design, architecture, and power teams to drive power-related activities.

Gradually become a power focal point within the chip design team, building expertise and ownership of power methodologies, analysis, and optimization.

 

What We're Looking For

To be successful in this role, you must:
- at least 2nd year student for Electrical Engineering, Computer Engineering, Computer Science, or similar field.
- Have coursework relating to foundational principles of circuit design, circuit theory, digital logic design, or electronics.
- Work well on a team and be prepared to share your knowledge with others.
- Be ready to take your work and any issues you faced or successes you had and develop that into a short PowerPoint presentation featuring key highlights to share with your team.





Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-NR1
Semiconductors

Company

MarvellSemiconductors
Petah Tikva, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Marvell's careers site·first seen 23 Sept 2026·last verified 23 Sept 2026·How we source jobs

Similar jobs

  • Senior Staff Engineer, Physical Design at sec3900 N Capital of Texas Hwy, United States of America–match not yet calculated
  • Staff Engineer, Physical Design at sec3900 N Capital of Texas Hwy, United States of America–match not yet calculated
  • Senior Front End Design Engineer - MeshMesh at SalesforceSan Francisco, United States of America–match not yet calculated
  • ASIC & FPGA Design Engineering Asc Mgr - L4 at Lockheed MartinDenver, United States of America–match not yet calculated
  • Payments-Digital & Design-Access Product Executive Director at JPMorgan ChaseJersey City, United States of America–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in United States
  • IC Verification Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • Digital IC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in United Kingdom