MTS SR, ANALOG; DSGN

Job Description: onsemi is hiring a highly motivated and self-driven senior analog R&D design manager. This is an exciting opportunity that will broaden and enhance one’s skill and challenge the candidate throughout their career.  You will be interfacing with some of the most senior technical experts within the organization solving complex design challenges. This opportunity is for those who are technically focused and thrive on solving complex design challenges and cooperating in global teams to create competitive products and intellectual property for onsemi. 

 

As senior analog R&D design manager, your primary role is to set up and manage a small local team of analog R&D design engineers and drive your team to enable the new product development teams with the most competitive solutions for their products. You work with your team on advanced analog and mixed-signal circuit designs to solve complex design problems in support of onsemi’s future product roadmap. Typically, you will work on analog/mixed-signal circuit design challenges which have not yet been successfully addressed or solved before in onsemi but which are critical for onsemi’s product roadmap. Besides hands-on advanced circuit design, your contributions can vary from product and IP definition support towards deep-dive design reviews and design support for complex technical problems.  

 

The successful candidate will have the opportunity to:

• Work with product definers, customers, technologists, business unit representatives, circuit designers, application engineers, sales, reliability, and other teams on a global basis to define solutions for the future analog and mixed signal products which meets the cost, performance, manufacturing, timeline and reliability goals.
• Understand detailed customer requirements and verify latest technologies and architectures meet or exceed all expectations.
• Create and manage a local team (target ~ 5 engineers in 1-2 years) to address the most complex and most urgent mixed-signal circuit design challenges for onsemi’s product roadmap

#L1-LK1