Principal Design Engineer
Sign up free to see how well your resume matches this role.
What you'll do
- Architect, design, and deliver high-speed Analog/Mixed-Signal IPs and subsystems.
- Drive design closure for TX/RX, PLL, DLL, CDR, Clocking, Datapath, I/O, and interface circuits.
- Lead complex IP programs involving cross-functional teams including Analog Design, Layout, AMS Verification, Digital, and Physical Design.
- Mentor engineers and drive technical excellence, innovation, and execution.
- For management roles, lead project execution, staffing, risk management, and customer engagements.
What they're looking for
- Strong expertise in high-speed interface design: UCIe / Die-to-Die (D2D)
- PCIe Gen3/4/5/6
- DDRx / LPDDRx / GDDRx / HBM
- High-speed SerDes architectures
- Strong Analog Design and I/O fundamentals.
- Knowledge of SI/PI, ESD, Reliability, Jitter, Timing, and PPA optimization.
- Experience delivering complex IPs from architecture to silicon.
- Excellent communication, leadership, and problem-solving skills.
Nice to have
- Experience with advanced technology nodes (16nm, 12nm, 10nm, 7nm, 5nm, 3nm).
- Experience in IP architecture, technology migration, and design reuse methodologies.
- Proven track record of leading large technical teams and delivering high-performance connectivity or memory interface solutions.
Summarised by NextRaise from the employer’s description, which follows in full below.
Full description from employer
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Opening: Analog Circuit Design
Roles: Principal Engineer
Experience: 10–17+ Years
Location: Hyderabad (Preferred) / Noida / Pune
Education: BE / B.Tech / ME / M.Tech / MS
Join a team building next-generation UCIe, D2D, PCIe, DDR/LPDDR, HBM, GDDR, and SerDes IPs on advanced technology nodes.
Key Responsibilities
- Architect, design, and deliver high-speed Analog/Mixed-Signal IPs and subsystems.
- Drive design closure for TX/RX, PLL, DLL, CDR, Clocking, Datapath, I/O, and interface circuits.
- Lead complex IP programs involving cross-functional teams including Analog Design, Layout, AMS Verification, Digital, and Physical Design.
- Mentor engineers and drive technical excellence, innovation, and execution.
- For management roles, lead project execution, staffing, risk management, and customer engagements.
Required Skills
- Strong expertise in high-speed interface design:
- UCIe / Die-to-Die (D2D)
- PCIe Gen3/4/5/6
- DDRx / LPDDRx / GDDRx / HBM
- High-speed SerDes architectures
- Strong Analog Design and I/O fundamentals.
- Knowledge of SI/PI, ESD, Reliability, Jitter, Timing, and PPA optimization.
- Experience delivering complex IPs from architecture to silicon.
- Excellent communication, leadership, and problem-solving skills.
Preferred Qualifications
- Experience with advanced technology nodes (16nm, 12nm, 10nm, 7nm, 5nm, 3nm).
- Experience in IP architecture, technology migration, and design reuse methodologies.
- Proven track record of leading large technical teams and delivering high-performance connectivity or memory interface solutions.
Ideal candidates bring deep technical expertise, strong execution skills, and the ability to lead the development of industry-leading high-speed interface IPs for AI, HPC, Networking, and Data Center applications.
We’re doing work that matters. Help us solve what others can’t.
Company
Company facts come from this company's own listings. We only show what the postings themselves carry.