NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in United States of America
7 months ago
Apply with autofill
Apply with autofill
Etched·7 months ago
7 months ago

RTL Intern

San Jose, United States of AmericaInternshipOn-siteEntry · 0-1 yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at etched

How you compare FREE

?
Your scoreYour score: not yet known
→
66
Top 10%Top 10%: 66 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in United States.

PDF or DOCX · no account needed

Apply faster with autofill FREEetched uses Ashby - autofill it instead of retyping.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

About this role

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As an RTL Intern at Etched, you will help design microarchitecture and implement logic in verilog. You will work with cutting-edge machine learning architectures, contribute to RTL block development, and participate in the full design cycle—from microarchitecture discussions to synthesis and timing feedback. You do not necessarily need prior ML/AI hardware experience; just the ability to learn quickly in a fast-paced, high-autonomy environment. We are looking for Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with high-speed digital logic

  • Exposure to ASIC or SoC design concepts

  • Familiarity with SystemVerilog, UVM, or Python

  • Familiarity with verification work and writing test benches

  • Familiarity with physical design flows and tooling

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Familiarity with modern ML and LLM model architectures

  • Familiarity with numerical representations and functions

  • Familiarity with clocking and reset schemes

  • ​Ability to program with Python or another scripting language

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact internships@etched.com

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

 

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Company

Etched
San Jose, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Etched's careers site·first seen 16 Jun 2026·last verified 19 Sept 2026·How we source jobs

Similar jobs

  • VLSI Engineer II Graduate at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • VLSI Engineer I Graduate at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • Intern – DRAM Technology Physical Design and Block-Level PPA Optimization at Micron TechnologyBoise, United States of America–match not yet calculated
  • Digital IC Design Intern, MS - Summer 2027 at MarvellSanta Clara, United States of America–match not yet calculated
  • Physical Design Lead — Execution at alteraSan Jose, United States of America–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in United States
  • IC Verification Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • Digital IC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in Canada