NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs
6 days ago
Apply with autofill
Apply with autofill
Broadcom·Semiconductors·6 days ago
6 days ago

Senior Memory Design Engineer

Bengaluru, IndiaMid · 4+ years

Sign up free to see how well your resume matches this role.

Boost your chances at Broadcom

How you compare FREE

?
Your scoreYour score: not yet known

Must-have skills for this role

  • cmos circuit design
  • sram
  • circuit simulation
  • cadence

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Contribute/Lead towards Design and Development of Single/Multiport SRAM, Register file compilers in 28nm/16FF/7FF/5FF Technologies
  • Circuit design/simulation of key components such as bitcell, WL decoder, SAMP, Column decoder and control logic.
  • Development of critical path and characterization flow to perform detailed margin and characterization simulations.
  • Statistical Analysis of Bit-Cell and Sense Amplifier and Self Time Blocks for Compiler Target yield Sign-Off
  • Design Tuning, Margin Analysis and Sign-Off for Complete Compiler to meet Yield and Performance targets.
  • Logic simulations and detailed timing analysis of key paths in high speed memory design.
  • Signal-Integrity (EM) and Power-Integrity (IR drop) analysis and design.

What they're looking for

  • Expertise of high speed/low power CMOS circuit design, clocking scheme, Static and dynamic logic circuits
  • Experience in Designing and driving one or many Memory Compilers Specifications to final release
  • Deep expertise in Understanding and Developing Split rail, Power gating Architecture and circuit design
  • Hands on Experience on Silicon Debug/Diagnose the failures. Deep expertise on Silicon Failures, Analysis and fixing.
  • Complete hands on experience in using Cadence/Mentor schematic/layout editor tools
  • Complete hands on experience with Circuit simulation, MC analysis and waveform viewer tools such as HSPICE, HSIM, XA, FinSim, XARA, nWave, waveform viewer etc
  • Experience in Understanding the layout design issues in sub nanometer regime is a must.
  • Masters Degree with 4+ Years or Bachelors Degree with 5+ years

Nice to have

  • Experience in Skill/Perl/Python Scripting is a strong plus
  • Expertise in Understanding Memory DFT is a Plus.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

JD for Senior Design Engineer

1) Contribute/Lead towards Design and Development of Single/Multiport SRAM, Register file compilers in 28nm/16FF/7FF/5FF Technologies
2) Circuit design/simulation of key components such as bitcell, WL decoder, SAMP, Column decoder and control logic.
3) Development of critical path and characterization flow to perform detailed margin and characterization simulations.
4) Statistical Analysis of Bit-Cell and Sense Amplifier and Self Time Blocks for Compiler Target yield Sign-Off
5) Design Tuning, Margin Analysis and Sign-Off for Complete Compiler to meet Yield and Performance targets.
6) Logic simulations and detailed timing analysis of key paths in high speed memory design.
7) Signal-Integrity (EM) and Power-Integrity (IR drop) analysis and design. 

Skill Sets/Prerequisites 

1) Expertise of high speed/low power CMOS circuit design, clocking scheme, Static and dynamic logic circuits
2) Experience in Designing and driving one or many Memory Compilers Specifications to final release 
3) Deep expertise in Understanding and Developing Split rail, Power gating Architecture and circuit design
4) Hands on Experience on Silicon Debug/Diagnose the failures. Deep expertise on Silicon Failures, Analysis and fixing.
5 Complete hands on experience in using Cadence/Mentor schematic/layout editor tools
6) Complete hands on experience with Circuit simulation, MC analysis and waveform viewer tools such as HSPICE, HSIM, XA, FinSim, XARA, nWave, waveform viewer etc
7) Experience in Skill/Perl/Python Scripting is a strong plus 
8) Experience in Understanding the layout design issues in sub nanometer regime is a must. 
9. Expertise in Understanding Memory DFT is a Plus.
10. Masters Degree with 4+ Years or Bachelors Degree with 5+ years

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Semiconductors

Company

BroadcomSemiconductors
Bengaluru, India

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Broadcom's careers site·first seen 16 Sept 2026·last verified 16 Sept 2026·How we source jobs

Browse more jobs

  • Software Engineer jobs in India
  • Marketing Manager jobs in India
  • Retail Sales Associate jobs in India
  • Customer Service Representative jobs in India