NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Hardware Engineer in United States of America
19 days ago
Apply with autofill
Apply with autofill
NVIDIA·Semiconductors·19 days ago
19 days ago

Senior Package Layout Engineer - Hardware

Santa Clara, United States of AmericaFull-timeRemoteSenior · 5-8 yearsHardware Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at NVIDIA

How you compare FREE

?
Your scoreYour score: not yet known
→
47
Top 10%Top 10%: 47 out of 100

Top 10% of NextRaise users matched against Hardware Engineer roles in United States.

Must-have skills for this role

  • pcb layout
  • cadence apd
  • sip
  • constraint manager

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • As part of a Layout team, you will collaborate to implement high speed/density ASIC packages.
  • Perform substrate breakout patterns for ASIC packages.
  • Optimize package pinout incorporating system level trade-offs of pins assignment.
  • Help perform package routing, placement, stack-up, reference plane and power distribution using Cadence APD or SiP tool suite.
  • Propose layout design trade-offs to the Technical Package Lead for resolution and implementation.
  • Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance.
  • Develop symbols and CAD library databases using Cadence APD design tools
  • Develop methodologies to improve layout productivity

What they're looking for

  • Hold a B.S. Electrical Engineering or equivalent experience
  • 5+ years experience in PCB Layout of graphics cards, motherboards, line cards or other related technology. Experience with HDI designs is a plus
  • Significant background with Cadence APD or SiP and/or PCB layout tools (including Constraint Manager)
  • Solid understanding of high-speed design signal integrity practices

Nice to have

  • Experience with HDI designs is a plus
  • Proven experience in substrate layout of wire bond and flip chip packages, preferred
  • Experience with Virtuoso and Calibre is a plus
  • Experience using Valor is helpful

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating to deliver new and creative, unusual solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through their contributions!

This position will collaborate with Technical Package Lead and different design teams in the design and development of sophisticated, detailed layout of IC substrates for NVIDIA products. In addition, work with design teams to plan schedules, resolve costs, manufacturing, and electrical design issues.


What you'll be doing:

  • As part of a Layout team, you will collaborate to implement high speed/density ASIC packages.

  • Perform substrate breakout patterns for ASIC packages.

  • Optimize package pinout incorporating system level trade-offs of pins assignment.

  • Help perform package routing, placement, stack-up, reference plane and power distribution using Cadence APD or SiP tool suite.

  • Propose layout design trade-offs to the Technical Package Lead for resolution and implementation.

  • Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance.

  • Develop symbols and CAD library databases using Cadence APD design tools

  • Develop methodologies to improve layout productivity


What we need to see:

  • Hold a B.S. Electrical Engineering or equivalent experience

  • 5+ years experience in PCB Layout of graphics cards, motherboards, line cards or other related technology. Experience with HDI designs is a plus

  • Proven experience in substrate layout of wire bond and flip chip packages, preferred

  • Significant background with Cadence APD or SiP and/or PCB layout tools (including Constraint Manager)

  • Solid understanding of high-speed design signal integrity practices

  • Experience with Virtuoso and Calibre is a plus

  • Experience using Valor is helpful
     

NVIDIA is widely considered to be one of the technology world’s most desirable employers! We have some of the most forward-thinking and dedicated people in the world working for us. If you're creative and autonomous, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 258,750 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 6, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Semiconductors

Company

NVIDIASemiconductors
Santa Clara, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from NVIDIA's careers site·first seen 7 Aug 2026·last verified 8 Sept 2026·How we source jobs

Similar jobs

  • Manager - Engines Integrated Hardware in the Loop and Research/Development Labs at blueoriginGreater Seattle Area, United States of America–match not yet calculated
  • Hardware Engineering Internship (6-Month Program) at MicrosoftRedmond, United States of America–match not yet calculated
  • Principal Digital Hardware Engineer (FPGA/VHDL) at andurilindustriesCosta Mesa, United States of America–match not yet calculated
  • Digital Hardware Design Engineer Co-op (Winter/Spring)(Onsite) at globalhrCEDAR RAPIDS, United States of America–match not yet calculated
  • Digital Hardware Design Engineer Co-op (Summer/Fall 2027)(Onsite) at globalhrCEDAR RAPIDS, United States of America–match not yet calculated

Browse more jobs

  • Hardware Engineer jobs in United States
  • Electronics Engineer jobs in United States
  • Systems Integration Engineer jobs in United States
  • PCB Design Engineer jobs in United States
  • Hardware Engineer jobs in Germany
  • Hardware Engineer jobs in India