NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Hardware Test Engineer in Singapore
5 days ago
Apply with autofill
Apply with autofill
Micron Technology·Semiconductors·5 days ago
5 days ago

Staff/Principal Engineer – HBM PE Component Validation (Singapore)

Fab 10A, SingaporeSenior · 10-15 yearsHardware Test Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Micron Technology

How you compare FREE

?
Your scoreYour score: not yet known
→
39
Top 10%Top 10%: 39 out of 100

Top 10% of NextRaise users matched against Hardware Test Engineer roles in Singapore.

Must-have skills for this role

  • mbist
  • verilog
  • dram
  • hbm

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Validation Execution Lead end‑to‑end Validation Run execution in a high‑pressure, fast‑paced environment , ensuring on‑schedule starts/completions , risk‑aware re‑plans , and efficient IQP/ETV material usage .
  • Own time‑bound data crunching pipelines (automated log parsing, metrics aggregation, anomaly ranking) and deliver decision‑ready summary reports and sightings by agreed Cycle Time.
  • Guarantee coverage completeness across MBIST and flows; drive Hot/Cold corners , TSV screen/AQLK , async timing boundary coverage, and evidence‑backed closure .
  • Platform Leadership Develop and debug test programs on SM3/Cobra and Advantest V93K ; enforce code quality, reviews, and release discipline.
  • Align hardware configs ( handler, socket, loadboard, probe card ) to test intent and throughput targets.
  • Advanced Analysis, Verilog Simulation & Automation Perform power/thermal characterization ; correlate IDD/thermal data with performance/reliability; author recommendations for content changes and silicon fixes.
  • Architect and execute Verilog simulations (bench creation, stimulus, checkers, waveform analysis) to replicate platform sightings, validate hypotheses, and de‑risk content changes before deployment.
  • Build automation scripts and dashboards for anomaly detection, trend analysis, and coverage auditing.
  • Debug & Continuous Improvement Lead silicon debug across Design, Verification, Quality, and System Engineering ; drive corrective action closure with clear root‑cause evidence.
  • Implement cycle‑time optimization strategies (parallelization, smarter sampling, content pruning, throughput tuning).
  • Contribute to DFMEA gap closure and codify “ Definition of Success ” for validation quality.
  • Mentorship & Collaboration Coach junior engineers on validation best practices, platform nuances, simulation methodology , and reporting standards.

What they're looking for

  • Bachelor’s/Master’s in Electrical or Computer Engineering (or related).
  • 8+ years in DRAM/HBM/NAND validation or product engineering.
  • At least 2 years of HBM Validation experience.
  • Test platform code development in C/C++, Python, and APG (Algorithmic Pattern Generator).
  • Strong expertise in MBIST (SM3/Cobra) and Mode (Advantest V93K) testing.
  • Verilog simulation expertise (bench architecture, stimulus/checkers, waveform/log analysis, correlation to platform behavior).
  • Proven ability to execute ValRuns and perform high‑speed I/O validation with eye/IDD characterization.
  • Advanced scripting and data analytics skills; Confluence/Jira and Git/Perforce experience.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

Our vision is to transform how the world uses information to enrich life for all.

Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.

Key Responsibilities

  • Validation Execution
    • Lead end‑to‑end Validation Run execution in a high‑pressure, fast‑paced environment, ensuring on‑schedule starts/completions, risk‑aware re‑plans, and efficient IQP/ETV material usage.
    • Own time‑bound data crunching pipelines (automated log parsing, metrics aggregation, anomaly ranking) and deliver decision‑ready summary reports and sightings by agreed Cycle Time.
    • Guarantee coverage completeness across MBIST and flows; drive Hot/Cold corners, TSV screen/AQLK, async timing boundary coverage, and evidence‑backed closure.
  • Platform Leadership
    • Develop and debug test programs on SM3/Cobra and Advantest V93K; enforce code quality, reviews, and release discipline.
    • Align hardware configs (handler, socket, loadboard, probe card) to test intent and throughput targets.
  • Advanced Analysis, Verilog Simulation & Automation
    • Perform power/thermal characterization; correlate IDD/thermal data with performance/reliability; author recommendations for content changes and silicon fixes.
    • Architect and execute Verilog simulations (bench creation, stimulus, checkers, waveform analysis) to replicate platform sightings, validate hypotheses, and de‑risk content changes before deployment.
    • Build automation scripts and dashboards for anomaly detection, trend analysis, and coverage auditing.
  • Debug & Continuous Improvement
    • Lead silicon debug across Design, Verification, Quality, and System Engineering; drive corrective action closure with clear root‑cause evidence.
    • Implement cycle‑time optimization strategies (parallelization, smarter sampling, content pruning, throughput tuning).
    • Contribute to DFMEA gap closure and codify “Definition of Success” for validation quality.
  • Mentorship & Collaboration
    • Coach junior engineers on validation best practices, platform nuances, simulation methodology, and reporting standards.
    • Partner with global teams (Boise, Folsom, Hyderabad, Taiwan) for material readiness and platform enablement.

Minimum Requirements

  • Bachelor’s/Master’s in Electrical or Computer Engineering (or related).
  • 8+ years in DRAM/HBM/NAND validation or product engineering.
  • At least 2 years of HBM Validation experience.
  • Test platform code development in C/C++, Python, and APG (Algorithmic Pattern Generator).
  • Strong expertise in MBIST (SM3/Cobra) and Mode (Advantest V93K) testing.
  • Verilog simulation expertise (bench architecture, stimulus/checkers, waveform/log analysis, correlation to platform behavior).
  • Proven ability to execute ValRuns and perform high‑speed I/O validation with eye/IDD characterization.
  • Advanced scripting and data analytics skills; Confluence/Jira and Git/Perforce experience.

About Micron Technology, Inc.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_sg@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.   

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Semiconductors

Company

Micron TechnologySemiconductors
Fab 10A, Singapore

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Micron Technology's careers site·first seen 26 May 2026·last verified 15 Sept 2026·How we source jobs

Similar jobs

  • Operations Specialist, Asset Services, Asset Transfer Validation (12-Month Contract) at OCBC BankOCBC Singapore, Singapore–match not yet calculated
  • HIG HBM PE Principal Component Validation Engineer at Micron TechnologyFab 10A, Singapore–match not yet calculated
  • HBM Staff Component Validation Engineer at Micron TechnologyFab 10A, Singapore–match not yet calculated
  • ENGINEER, NAND SILICON DESIGN VALIDATION at Micron TechnologyMSB, Singapore–match not yet calculated
  • HIG HBM PE Component Validation Engineer at Micron TechnologyFab 10A, Singapore–match not yet calculated

Browse more jobs

  • Hardware Test Engineer jobs in Singapore
  • Reliability Engineer (Hardware) jobs in Singapore
  • Test Development Engineer jobs in Singapore
  • Hardware Test Engineer jobs in United States
  • Hardware Test Engineer jobs in India
  • Hardware Test Engineer jobs in France