NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs
5 days ago
Apply with autofill
Apply with autofill
RE
Renesas Electronics·5 days ago
5 days ago

Verification Staff Engineer - Analog Mixed-Signal

Kodaira, JapanFull-timeSenior · 8-12 yearsIC Verification Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Renesas Electronics

How you compare FREE

?
Your scoreYour score: not yet known
→
36
Top 10%Top 10%: 36 out of 100

Top 10% of NextRaise users matched against IC Verification Engineer roles in Japan.

Must-have skills for this role

  • systemverilog
  • uvm
  • analog
  • mixed-signal

PDF or DOCX · no account needed

Apply faster with autofill FREERenesas Electronics uses SmartRecruiters - autofill it instead of retyping.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Execute and own assigned design verification activities that support first-pass silicon success and confirm compliance with performance, power, and schedule requirements.
  • Own or contribute to analog and mixed-signal verification of integrated circuits or subsystems.
  • Collaborate with AMS DV team members and local contract DV resources on assigned verification activities.
  • Contribute to verification strategies for mixed-signal IPs and implement verification IP using object-oriented programming principles and methodologies, including UVM.
  • Verification planning, maintenance, feature extraction, verification tests, coverage and checker development.
  • Develop efficient, reusable state-of-the-art verification environments and testbench structures.
  • Participate in technical reviews with analog and digital design, systems, test, validation, and verification teams.
  • Able to debug the RTL for design intent and interface with cross-functional teams and collaboration in all verification related activities.
  • Provide technical guidance and support to verification team members within assigned areas of expertise.

What they're looking for

  • The ideal candidate has an experience of 5+ years in advanced verification methodologies, owning the verification of complex digital and mixed signal designs
  • Degree level qualification in electrical engineering, electronics, computer engineering, computer science, or equivalent.
  • Strong fundamentals in analog and mixed signal circuit concepts and topologies.
  • Experience working with mixed signal verification environment, simulation, and regression tools such as Cadence Virutuoso, xCelium, Incisive, vManager, IMC
  • Ability to read analog schematics and extract related main functionality.
  • Familiar with Verilog based RTL coding and ASIC design methodology.
  • Strong proficiency in SystemVerilog and advanced verification methodologies, including assertions, constrained randomization, metric-driven verification, and UVM.
  • Familiar with behavioral modelling of analog blocks using System Verilog (RNM) and VerilogAMS.
  • Experience in modelling mixed signal blocks including biasing networks, power regulators, bandgaps, simple amplifiers, comparators, data converters, mixers, multiplexers, switches, power converters, etc.
  • Good knowledge of UNIX shell scripting, Perl and TCL scripting.
  • Proven experience in writing verification plans and test bench development, simulation and debugging.

Nice to have

  • Experience modelling power converters is desired.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

Job Description

Principal Accountabilities: 

  • Execute and own assigned design verification activities that support first-pass silicon success and confirm compliance with performance, power, and schedule requirements.
  • Own or contribute to analog and mixed-signal verification of integrated circuits or subsystems.
  • Collaborate with AMS DV team members and local contract DV resources on assigned verification activities.
  • Contribute to verification strategies for mixed-signal IPs and implement verification IP using object-oriented programming principles and methodologies, including UVM.
  • Verification planning, maintenance, feature extraction, verification tests, coverage and checker development.
  • Develop efficient, reusable state-of-the-art verification environments and testbench structures.
  • Participate in technical reviews with analog and digital design, systems, test, validation, and verification teams.
  • Able to debug the RTL for design intent and interface with cross-functional teams and collaboration in all verification related activities.
  • Provide technical guidance and support to verification team members within assigned areas of expertise.

 

Key Performance Measures: 

  • Deliver high-quality verification plans, environments, tests, checkers, and coverage within agreed project schedules.
  • Identify verification risks, communicate issues promptly, and contribute to effective mitigation plans.
  • Achieve verification completeness against approved specifications and coverage goals.
  • Develop reusable verification components and improve verification efficiency.
  • Provide clear technical documentation and share relevant knowledge with the verification team.
  • Collaborate effectively with design, systems, test, validation, and other verification engineers.
  • Demonstrate the Spirit of Renesas in all aspects of work.

Qualifications

Knowledge, Skills and Experience: 

  • The ideal candidate has an experience of 5+ years in advanced verification methodologies, owning the verification of complex digital and mixed signal designs
  • Degree level qualification in electrical engineering, electronics, computer engineering, computer science, or equivalent.
  • Strong fundamentals in analog and mixed signal circuit concepts and topologies.
  • Experience working with mixed signal verification environment, simulation, and regression tools such as Cadence Virutuoso, xCelium, Incisive, vManager, IMC
  • Ability to read analog schematics and extract related main functionality.
  • Familiar with Verilog based RTL coding and ASIC design methodology.
  • Strong proficiency in SystemVerilog and advanced verification methodologies, including assertions, constrained randomization, metric-driven verification, and UVM.
  • Familiar with behavioral modelling of analog blocks using System Verilog (RNM) and VerilogAMS.
  • Experience in modelling mixed signal blocks including biasing networks, power regulators, bandgaps, simple amplifiers, comparators, data converters, mixers, multiplexers, switches, power converters, etc.
  • Experience modelling power converters is desired.
  • Good knowledge of UNIX shell scripting, Perl and TCL scripting.
  • Proven experience in writing verification plans and test bench development, simulation and debugging.

General:

  • Concise and proactive communication skills within a multi-site and multi-cultural environment
  • Ability to communicate technical recommendations clearly and build alignment based on technical facts.
  • Ability to support technical discussions with internal stakeholders, customers, or partners when required.
  • Takes responsibility for solutions and makes them happen, self-motivated.
  • Looks for continuous improvement in own and Renesas work practices.
  • Good analytical and problem-solving skills.
  • Results-oriented and able to deliver on-time under tight schedule pressure.
  • Ability to propose innovative solutions.
  • Cross cultural awareness and sensitivity

 

Additional Information

ルネサスは、「To Make Our Lives Easier(人々の暮らしをより豊かで快適にする)」というPurposeのもと、組込み半導体ソリューションを提供するグローバル企業です。世界30か国以上で活躍する21,000人を超えるエンジニアや課題解決のプロフェッショナルとともに、自動車、産業、インフラ、IoT分野における世界最先端のテクノロジー開発に携わり、より安全で、健康的で、環境にやさしく、スマートな未来の実現に貢献しています。 

 

ルネサスでは、「TAGIE(Transparent、Agile、Global、Innovative、Entrepreneurial)」を企業文化の中核としています。TAGIEは、私たちの働き方や成長のあり方、そしてPurposeの実現に向けた取り組みを支える共通の価値観です。この協調的な精神と挑戦するマインドセットが、半導体技術を通じた産業の変革と、世界中の人々の暮らしへの貢献を可能にしています。 

 

私たちは、競争力のある報酬制度に加え、充実した福利厚生をご用意しています。福利厚生の詳細については、選考プロセスの中でご案内いたします。 

 

私たちとともに未来を創造する挑戦に、ぜひ参加しませんか。皆さまからのご応募をお待ちしております。 

Company

RE
Renesas Electronics
Kodaira, Japan

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Renesas Electronics's careers site·first seen 22 Sept 2026·last verified 22 Sept 2026·How we source jobs

Similar jobs

  • Design Verification Engineer(SoC機能検証エンジニア)(1) at Renesas ElectronicsKodaira, Japan–match not yet calculated
  • 設計検証エンジニア/ Design Verification Engineer at Micron TechnologyHashimoto, Japan–match not yet calculated
  • Associate Design Verification Engineer at Analog DevicesCavite (jp), Japan–match not yet calculated
  • Package design verification work/パッケージ設計検証業務 at Quest GlobalChiyoda City, Japan–match not yet calculated
  • 人工衛星 試験担当エンジニア(Validation & Verification) at synspectiveKanagawa (Yamato City), Japan–match not yet calculated

Browse more jobs

  • IC Verification Engineer jobs in United States
  • IC Verification Engineer jobs in India
  • IC Verification Engineer jobs in United Kingdom
  • Retail Sales Associate jobs in United States