NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / IC Verification Engineer in United States of America
3 days ago
Cisco·3 days ago
3 days ago

ASIC Design Verification Eng II Full Time - United States

San Jose, United States of AmericaFull-timeMid · 2-5 yearsIC Verification Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Cisco

How you compare FREE

?
Your scoreYour score: not yet known
→
42
Top 10%Top 10%: 42 out of 100

Top 10% of NextRaise users matched against IC Verification Engineer roles in United States.

Must-have skills for this role

  • asic design verification
  • uvm methodology
  • systemverilog
  • universal verification methodology (uvm)

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Develop and verify Cisco’s innovative data center solutions
  • Collaborate with cross-functional teams to ensure seamless integration and optimal performance

What they're looking for

  • ASIC engineering expertise
  • Experience in verification methodologies

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

We are looking for an ASIC Design Verification Engineer to develop and verify Cisco’s innovative data center solutions. Collaborate with cross-functional teams to ensure seamless integration and optimal performance. Ideal for candidates with ASIC engineering expertise and experience in verification methodologies.

Skills

  • asic design verification
  • module verification
  • regression debugging
  • veloce/haps
  • cross-functional collaboration
  • uvm methodology
  • test plan development
  • test case development
  • verbal communication
  • constrained random data verification
  • hardware integration
  • scripting (perl, python)
  • written communication
  • systemverilog
  • verilog
  • test bench construction
  • functional coverage
  • universal verification methodology (uvm)
  • soc verification

Company

Cisco
San Jose, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Cisco·first seen 18 Sept 2026·last verified 18 Sept 2026·How we source jobs

Similar jobs

  • Mixed Signal Design Verification Engineer at allegromicroManchester, United States of America–match not yet calculated
  • Aerospace Verification Engineer at neonaerospaceIrvine, United States of America–match not yet calculated
  • ASIC Design Verification Eng II Full Time - United States at Splunk (Cisco)San Jose, United States of America–match not yet calculated
  • Verification Designer at fidusAustin, United States of America–match not yet calculated
  • Intern System Verification at smithnephewPittsburgh, United States of America–match not yet calculated

Browse more jobs

  • IC Verification Engineer jobs in United States
  • Digital IC Design Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • IC Verification Engineer jobs in India
  • IC Verification Engineer jobs in Canada