NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in India
11 days ago
Apply with autofill
Apply with autofill
Cisco·Networking·11 days ago
11 days ago

ASIC Engineer || Physical Design | Floor Planning | GSP & PD | Exp - 8 to 11 years

Bengaluru, IndiaFull-timeHybridSenior · 8-11 yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Cisco

How you compare FREE

?
Your scoreYour score: not yet known
→
31
Top 10%Top 10%: 31 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in India.

Must-have skills for this role

  • asic
  • physical design
  • floor planning
  • timing closure

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Involved in creating next generation state-of-the-art networking chips in advanced process node.
  • Drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization.

What they're looking for

  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with 8+ Years of exp
  • All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.
  • Hierarchical design implementation approach, Timing closure, physical convergence.
  • Work on Automation scripts within STA tools for Methodology development Excellent debugging skills in implementation issues and ability to produce creative solutions.Power Integrity Analysis.
  • STA setup, convergence methodology, reviews and sign-off for Multi-Mode and Multi-corner designs.
  • Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7/5/3nm technologies.

Nice to have

  • Analyzes current generation quality and efficiency gaps to identify proper incremental or evolutionary changes to the existing physical design related Tools, Flow and Methodology.
  • Good understanding of different CTS strategies and providing the feedback to Implementation Team.
  • As member of physical design team, drive methodologies and “best known methods” to streamline and automate physical design work.
  • Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Primetime based ECO flows.
  • Evaluate multiple timing methodologies/tools on different designs and technology nodes.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

Meet the Team :


Come join us and be part of the Cisco SiliconOne team and take part in crafting Cisco's groundbreaking Enterprise and Service Provider solutions by crafting some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a rare combination of a startup culture with the benefits of working for the top tier networking company in the world!

Your Impact :


Our creative and talented Physical Design team in Bangalore, India. As a member of this team, you will be involved in creating next generation state-of-the-art networking chips in advanced process node. You will drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization.


Minimum Qualifications :

  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with 8+ Years of exp

  • All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.

  • Hierarchical design implementation approach, Timing closure, physical convergence.

  • Work on Automation scripts within STA tools for Methodology development Excellent debugging skills in implementation issues and ability to produce creative solutions.Power Integrity Analysis.

  • STA setup, convergence methodology, reviews and sign-off for Multi-Mode and Multi-corner designs.

  • Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7/5/3nm technologies.


Preferred Qualifications :

  • Analyzes current generation quality and efficiency gaps to identify proper incremental or evolutionary changes to the existing physical design related Tools, Flow and Methodology.

  • Good understanding of different CTS strategies and providing the feedback to Implementation Team.

  • As member of physical design team, drive methodologies and “best known methods” to streamline and automate physical design work.

  • Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Primetime based ECO flows.

  • Evaluate multiple timing methodologies/tools on different designs and technology nodes.




 


Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 


Disclaimer

To ensure that we hire the best talent in the right way, we follow a strict hiring process and recently, Cisco has been made aware of fraudulent recruiters claiming to be from the company. Please be advised that any communication from Cisco about careers will:

  • be in direct response to an application you have submitted through the company career site
  • begin with screening or an interview
  • originate from a Cisco email address, and
  • be conducted across email, phone, or WebEx

 

Cisco will never make a job offer without conducting an interview process or ask you for money in any way. If you have been requested to apply for a role or have received an offer from a site other than https://careers.cisco.com or cisco.wd5.myworkday.com, do not provide any personal identifying information, including your Aadhaar or other personal identifying number, birth certificate, banking information, driver's license, or passport.


If you are the target of a recruiting scam, consider filing a report with your local law enforcement authorities. Cisco bears no responsibility, and cannot be held liable, for any claims, damages, expenses, or other inconvenience resulting from or in any way connected to recruiting scams.


Networking

Company

CiscoNetworking
Bengaluru, India

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Cisco's careers site·first seen 10 Sept 2026·last verified 20 Sept 2026·How we source jobs

Similar jobs

  • IP Logic Design Engineer at alteraBengaluru, India–match not yet calculated
  • Director, Digital Design at Analog DevicesBengaluru, India–match not yet calculated
  • Senior VLSI Design Engineer (IO Design, DDR) with 5 to 7 years of experience at sandiskBengaluru, India–match not yet calculated
  • Staff, VLSI Design Engineering (Verification) with 8-12 years of experience at sandiskBengaluru, India–match not yet calculated
  • Staff Engineer - ASIC SOC Verification at Weekday AIBengaluru, India–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in India
  • IC Verification Engineer jobs in India
  • Analog IC Design Engineer jobs in India
  • ASIC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in United States
  • Digital IC Design Engineer jobs in Canada