NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / IC Verification Engineer in United States of America
12 months ago
Apply with autofill
Apply with autofill
Etched·12 months ago
12 months ago

Design Verification Engineer - Interface IP

San Jose, United States of AmericaFull-timeOn-siteSenior · 5+ years₹1.2Cr – ₹2.3Cr/yr · est.IC Verification Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at etched

How you compare FREE

?
Your scoreYour score: not yet known
→
42
Top 10%Top 10%: 42 out of 100

Top 10% of NextRaise users matched against IC Verification Engineer roles in United States.

PDF or DOCX · no account needed

Apply faster with autofill FREEetched uses Ashby - autofill it instead of retyping.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

About this role

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges.

Key responsibilities

  • End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors

  • Understand vendor IP configurations and handle handshake with internal IP team

  • Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications.

  • Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture.

  • Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios.

You may be a good fit if you have

  • 5+ years of design verification experience

  • You enjoy digging deep into complex verification challenges and finding creative ways to expose corner-case bugs.

  • You have hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable testbenches.

  • You are comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs.

  • You thrive in a fast-paced startup environment and can take ownership of projects with minimal direction.

  • You collaborate naturally with cross-functional teams — from RTL design to software and emulation — and can clearly communicate technical insights.

Strong candidates may also have experience with

  • Experience handling vendors and integration of IP/VIP’s

  • UVM/System Verilog

Benefits

  • Medical, dental, and vision packages with generous premium coverage

    • $500 per month credit for waiving medical benefits

  • Housing subsidy of $2.5k per month for those living within walking distance of the office

  • Relocation support for those moving to San Jose (Santana Row)

  • Various wellness benefits covering fitness, mental health, and more

  • Daily lunch + dinner in our office

  • Unlimited compute budget subject to ROI justification

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

 

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Company

Etched
San Jose, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Etched's careers site·first seen 16 Jun 2026·last verified 17 Sept 2026·How we source jobs

Similar jobs

  • PAS Insurance Verification II - Part Time - Virtual at wellstarVIRTUAL-GA–match not yet calculated
  • Design Verification Tech Lead- SerDes/PHY IP at Astera LabsSan Jose, United States of America–match not yet calculated
  • Sr HLS Software Verification Engineer – Lunar Permanence at blueoriginDenver, United States of America–match not yet calculated
  • Mixed Signal Design Verification Engineer at allegromicroManchester, United States of America–match not yet calculated
  • Senior ASIC Design Verification Engineer - Slingshot at HPE (Hewlett Packard Enterprise)Chippewa Falls, United States of America–match not yet calculated

Browse more jobs

  • IC Verification Engineer jobs in United States
  • Digital IC Design Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • IC Verification Engineer jobs in India
  • IC Verification Engineer jobs in Canada