IC Design Engineer
Sign up free to see how well your resume matches this role.
What you'll do
- Layout design of digital high-performance blocks
- Timing closure of the blocks with best PPA (power/performance/area)
- Debug LVS/DRC/ERC errors with verification tool
- Analyze the trade-offs and performance implications of different cell architectures
- Collaborate with design and layout engineers to optimize layout for area and performance
- Work with CAD, packaging and foundry teams in resolving layout and / or verification issues
What they're looking for
- Strong understanding of physical implementation.
- Experience working with advanced semiconductor technologies.
- Experience in implementing low power and high-performance cores
- Excellent communication and cross-functional collaboration skills.
- Ability to analyze complex trade-offs and make data-driven decisions.
- 5-10 years of hands-on experience with Place and route tools
- Bachelors and 5+ years of related experience
Nice to have
- Master’s or PhD in Engineering is a plus
Summarised by NextRaise from the employer’s description, which follows in full below.
Full description from employer
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The Central Engineering Team is responsible for standard cell development and custom design solutions that power cutting-edge AI compute cores and CPUs. We are seeking a motivated and technically strong engineer to join our team.
Job Description:
Layout design of digital high-performance blocks
Timing closure of the blocks with best PPA (power/performance/area)
Debug LVS/DRC/ERC errors with verification tool
Analyze the trade-offs and performance implications of different cell architectures
Collaborate with design and layout engineers to optimize layout for area and performance
Work with CAD, packaging and foundry teams in resolving layout and / or verification issues
Ideal Candidate Will Have:
Strong understanding of physical implementation.
Experience working with advanced semiconductor technologies.
Experience in implementing low power and high-performance cores
Excellent communication and cross-functional collaboration skills.
Ability to analyze complex trade-offs and make data-driven decisions.
5-10 years of hands-on experience with Place and route tools
Bachelors and 5+ years of related experience; Master’s or PhD in Engineering is a plus
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Company
Company facts come from this company's own listings. We only show what the postings themselves carry.