NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in United States of America
10 days ago
Apply with autofill
Apply with autofill
Tenstorrent·SaaS·10 days ago
10 days ago

Physical Design CPU Methodology Engineer

Santa Clara, United States of AmericaRemoteSenior · 10+ yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at Tenstorrent

How you compare FREE

?
Your scoreYour score: not yet known
→
65
Top 10%Top 10%: 65 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in United States.

Must-have skills for this role

  • physical design
  • cpu
  • rtl-to-gds
  • asic

PDF or DOCX · no account needed

Apply faster with autofill FREETenstorrent uses Greenhouse - autofill it instead of retyping.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Define and own scalable CPU physical design methodology spanning synthesis, floorplanning, power planning, place and route, CTS, extraction, STA, SI, EM/IR, and physical verification.
  • Explore AI/ML-enabled PD tooling, begin synthesis and PnR of CPU partitions, and start developing the new program RM flow.
  • Drive automation, constraints, quality metrics, signoff criteria, dashboards, checkers, and debug workflows that improve predictability, turnaround time, and PPA.
  • Partner with architecture, RTL, circuit, DFT, CAD, program, data, and EDA vendor teams to enable advanced nodes and productize AI/ML across physical design.

What they're looking for

  • You are an experienced Physical Design Engineer with 10+ years of ASIC/SoC/CPU experience, ideally focused on high-performance CPUs or similarly complex digital designs.
  • You bring deep expertise across RTL-to-GDS implementation and signoff, including timing closure, power optimization, SI, EM/IR, extraction, and physical verification.
  • You have built or owned physical design methodology, automation, or CAD flows and are highly skilled in Tcl, Python, Perl, or similar scripting languages.
  • You are a technical leader who can influence across teams, mentor engineers, and drive standards across geographically distributed organizations.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology, automation strategy, and signoff infrastructure for high-performance CPU cores across advanced process nodes. This role combines deep physical design expertise with organization-level technical leadership, enabling predictable RTL-to-GDS execution, strong PPA outcomes, and scalable methodology adoption across multiple projects and teams.
 
This role is remote based out of the United States.
 
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
 
 
Who you are
  • You are an experienced Physical Design Engineer with 10+ years of ASIC/SoC/CPU experience, ideally focused on high-performance CPUs or similarly complex digital designs.
  • You bring deep expertise across RTL-to-GDS implementation and signoff, including timing closure, power optimization, SI, EM/IR, extraction, and physical verification.
  • You have built or owned physical design methodology, automation, or CAD flows and are highly skilled in Tcl, Python, Perl, or similar scripting languages.
  • You are a technical leader who can influence across teams, mentor engineers, and drive standards across geographically distributed organizations.
What we need
  • Define and own scalable CPU physical design methodology spanning synthesis, floorplanning, power planning, place and route, CTS, extraction, STA, SI, EM/IR, and physical verification.
  • Explore AI/ML-enabled PD tooling, begin synthesis and PnR of CPU partitions, and start developing the new program RM flow.
  • Drive automation, constraints, quality metrics, signoff criteria, dashboards, checkers, and debug workflows that improve predictability, turnaround time, and PPA.
  • Partner with architecture, RTL, circuit, DFT, CAD, program, data, and EDA vendor teams to enable advanced nodes and productize AI/ML across physical design.
What you will learn
  • How to apply AI/ML to physical design for hotspot prediction, congestion forecasting, timing-risk classification, ECO prioritization, IR-drop screening, and flow tuning.
  • How to build reliable, explainable, production-ready data infrastructure, including feature collection, validation, and signoff integration.
  • How to evaluate AI-enabled EDA capabilities and determine where data-driven optimization delivers measurable value over conventional heuristics.
  • How to scale CPU methodology, automation, and AI/ML deployment across advanced-node programs, foundries, teams, and the broader organization.
 

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology.  Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2).   These requirements apply to persons located in the U.S. and all countries outside the U.S.  As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency.  If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

SaaS

Company

TenstorrentSaaS
Santa Clara, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Tenstorrent's careers site·first seen 10 Sept 2026·last verified 10 Sept 2026·How we source jobs

Similar jobs

  • Principal Digital Design Engineer at NXP SemiconductorsChandler, United States of America–match not yet calculated
  • Intern - ASIC Digital Design at Micron TechnologyMinneapolis, United States of America–match not yet calculated
  • Distinguished Technologist, VLSI Engineering at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • Sr Principal VLSI Engineer at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • New College Grad - Engineer, ASIC Digital Design at Micron TechnologyMinneapolis, United States of America–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in United States
  • IC Verification Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • Digital IC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in Canada