NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in India
7 months ago
Apply with autofill
Apply with autofill
Enchargeai36·7 months ago
7 months ago

Staff/Senior Staff Physical Design Engineer (Technical Lead)

Bangalore or Remote in IndiaHybridSenior · 8-10 yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at enchargeai36

How you compare FREE

?
Your scoreYour score: not yet known
→
32
Top 10%Top 10%: 32 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in India.

PDF or DOCX · no account needed

Apply faster with autofill FREEenchargeai36 uses Greenhouse - autofill it instead of retyping.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

About this role

EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

Job Title: Staff/Senior Staff Physical Design Engineer (Technical Lead)
Experience: 
Staff 8-10 years
Senior Staff 11-13 years
Location:  Bangalore Hybrid/Remote or Remote in India
 
The Role
We are seeking a high-impact Staff/Senior Staff Physical Design Engineer to serve as a Technical Lead for our next-generation silicon products.
This is a "player-coach" role designed for a versatile expert who is equally comfortable architecting a  convergence strategy as they are mentoring a small team of engineers.
You will own the physical delivery of a major sub-chip or complex block, pushing the absolute limits of PPA (Power, Performance, Area).
As a Staff/Senior Staff lead, you are expected to be the "anchor" of the project—assertive in your decision-making, highly analytical in your debugging,
 and adept at managing stakeholders to ensure we hit our tape-out milestones without compromise.
 
Key Responsibilities
  • Technical Leadership: Lead a small team of PD engineers, providing technical direction, workload management, and architectural oversight for a sub-chip or partition.
       SOC clocking , FEV/VCLP specialized skills are preferred.
  • Complex Block/Sub-chip Ownership: Take personal hands-on ownership of the most critical, high-congestion, or timing-critical blocks in the design.
  • Timing & PPA Strategy: Act as the primary architect for PD convergence. Derive and implement custom "PPA recipes" that go beyond standard vendor flows to meet aggressive targets.
  • Advanced Automation: Drive efficiency across the team by developing sophisticated Tcl and Python scripts for flow automation, data mining, and sign-off verification.
  • Stakeholder Management: Build strong rapport with RTL, DFT, and Synthesis teams. Effectively communicate risks and push for "left-shift" optimizations to safeguard the project schedule.
  • Sign-off Accountability: Ensure the sub-chip meets all gold-standard sign-off criteria, including STA, EM/IR (Voltus/Apache), and Physical Verification (Pegasus/Calibre).
 
Technical Requirements
Category
Requirement
Experience
Staff 8-10 years
Senior Staff 11-13 years
PD experience with a proven track record of multiple successful lead-level tape-outs.
Tool Mastery
Expert-level proficiency in Cadence Innovus/Tempus
Timing Convergence
Deep expertise in Static Timing Analysis (STA), including complex clocking, multi-corner sign-off, and crosstalk closure.
PPA Optimization
Demonstrated ability to squeeze performance out of advanced nodes (7nm, 5nm, or below) via custom floorplanning, CTS strategies and other convergence approaches.
Automation
Advanced scripting in Tcl and Python to build scalable, repeatable design methodologies.
 
Leadership & Soft Skills
  • High Workability & Assertiveness: You are a proactive communicator who can hold ground on technical requirements while remaining collaborative and solution-oriented.
  • Analytical Problem Solver: You don't just identify violations; you analyze the "why" and derive a systemic fix that prevents the issue from recurring.
  • Driven & Versatile: You possess the "Senior Staff" mindset—ready to jump into any part of the flow (from floorplan to GDSII) to unblock the team and meet the schedule.
  • Mentorship: Passionate about raising the technical bar for the engineers reporting to you.

Company

Enchargeai36
Bangalore or Remote in India

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from Enchargeai36's careers site·first seen 22 Jun 2026·last verified 8 Sept 2026·How we source jobs

Similar jobs

  • Leader, ASIC Engineering | RTL, Datapath, Network Processing Unit at CiscoBengaluru, India–match not yet calculated
  • IP Logic Design Engineer at alteraBengaluru, India–match not yet calculated
  • Director, Digital Design at Analog DevicesBengaluru, India–match not yet calculated
  • Senior VLSI Design Engineer (IO Design, DDR) with 5 to 7 years of experience at sandiskBengaluru, India–match not yet calculated
  • Staff, VLSI Design Engineering (Verification) with 8-12 years of experience at sandiskBengaluru, India–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in India
  • IC Verification Engineer jobs in India
  • Analog IC Design Engineer jobs in India
  • ASIC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in United States
  • Digital IC Design Engineer jobs in Canada