NextRaiseNextRaiseFind jobs
Sign inSign up free
Jobs / Digital IC Design Engineer in United States of America
12 days ago
Apply with autofill
Apply with autofill
NXP Semiconductors·Semiconductors·12 days ago
12 days ago

Technical Director, Digital Design Methodology & Flow Architecture

Austin (Oakhill, United States of AmericaFull-timeSenior · 10-15 yearsDigital IC Design Engineer

Sign up free to see how well your resume matches this role.

Boost your chances at NXP Semiconductors

How you compare FREE

?
Your scoreYour score: not yet known
→
65
Top 10%Top 10%: 65 out of 100

Top 10% of NextRaise users matched against Digital IC Design Engineer roles in United States.

Must-have skills for this role

  • rtl-to-gds
  • synthesis
  • place and route
  • timing analysis

PDF or DOCX · no account needed

Apply faster with autofill FREEThe NextRaise extension autofills your application in one click.careers.example.com/applyAutofillingFull namePriya SharmaEmailpriya.sharma@example.comPhone+49 30 1234567LocationBerlGet the extension

What you'll do

  • Architect a modular RTL-to-GDS flow supporting synthesis, place and route, timing/power closure, static verification, signoff, and GDS delivery.
  • Enable agentic execution, AI-assisted debugging, design-space exploration, and automated analysis loops for EDA workflows.
  • Establish repeatable and traceable flow practices, including standard recipes, configuration baselines, metrics, dashboards, audit trails, regression checks, and release management.
  • Deploy flows for new process technologies in partnership with design, CAD/methodology, foundry, and EDA vendor teams.
  • Improve productivity, turnaround time, quality-of-results, and PPA through automation, methodology tuning, and scalable reuse.

What they're looking for

  • B.S. in Electrical Engineering, Computer Engineering, Computer Science, or related field required; M.S. or Ph.D. preferred.
  • Director of Technology-level technical leader of digital design, CAD/methodology, EDA implementation, or flow architecture experience.
  • Proven ability to set technical direction, influence senior stakeholders, and lead cross-functional flow transformation across functional domains or technology nodes.
  • Deep hands-on experience in end-to-end digital implementation, RTL-to-GDS, static design and timing analysis, formal/static verification, signoff, ECO, and PPA closure.
  • Strong expertise in synthesis, floorplanning, place and route, clock-tree synthesis, power optimization, congestion analysis, and advanced-node implementation challenges.
  • Hands-on agentic AI workflow development experience, including task planning, tool invocation, result interpretation, retry logic, human-in-the-loop checkpoints, and autonomous execution patterns.
  • Practical MCP experience, including MCP clients/servers, tool and resource exposure, secure access, JSON-RPC-style communication, and integration with engineering systems.
  • Strong scripting and automation skills using Tcl, Python, Perl, shell, or equivalent flow automation technologies.
  • Experience with major EDA ecosystems such as Synopsys, Cadence, Siemens EDA, or equivalent internal platforms.
  • Ability to translate design challenges into repeatable methodology improvements, reusable automation, and measurable productivity gains.
  • Experience defining and executing deployment and migration strategies from current script-driven digital design flows to goal-driven agentic flows, including phased rollout, MCP/tool-adapter integration, validation against golden flows, human-in-the-loop checkpoints, observability, governance, rollback planning, and production adoption across RTL-to-GDS workflows.

Nice to have

  • Experience with AI-enabled EDA, agent orchestration, retrieval-augmented generation, multi-agent workflows, and workflow state management.
  • Experience developing MCP-enabled connectors or tool adapters for EDA tools, job schedulers, dashboards, repositories, databases, or compute environments.
  • Experience building production-quality flows with observability, auditability, permission control, evaluation harnesses, regression validation, documentation, and release management.

Summarised by NextRaise from the employer’s description, which follows in full below.

Full description from employer

Role Overview

The Technical Director, Digital Design Methodology & Flow Architecture will define and deploy a repeatable, traceable, and customizable end-to-end digital design flow for advanced process technologies. The role combines RTL-to-GDS implementation expertise, static verification, PPA optimization, AI tool enablement, and hands-on agentic flow development.

Key Responsibilities

  • Architect a modular RTL-to-GDS flow supporting synthesis, place and route, timing/power closure, static verification, signoff, and GDS delivery.
  • Enable agentic execution, AI-assisted debugging, design-space exploration, and automated analysis loops for EDA workflows.
  • Establish repeatable and traceable flow practices, including standard recipes, configuration baselines, metrics, dashboards, audit trails, regression checks, and release management.
  • Deploy flows for new process technologies in partnership with design, CAD/methodology, foundry, and EDA vendor teams.
  • Improve productivity, turnaround time, quality-of-results, and PPA through automation, methodology tuning, and scalable reuse.

Education and Experience Level

  • Education: B.S. in Electrical Engineering, Computer Engineering, Computer Science, or related field required; M.S. or Ph.D. preferred.
  • Level: Director of Technology-level technical leader of digital design, CAD/methodology, EDA implementation, or flow architecture experience.
  • Scope: Proven ability to set technical direction, influence senior stakeholders, and lead cross-functional flow transformation across functional domains or technology nodes.

Required Experience and Skills

  • Deep hands-on experience in end-to-end digital implementation, RTL-to-GDS, static design and timing analysis, formal/static verification, signoff, ECO, and PPA closure.
  • Strong expertise in synthesis, floorplanning, place and route, clock-tree synthesis, power optimization, congestion analysis, and advanced-node implementation challenges.
  • Hands-on agentic AI workflow development experience, including task planning, tool invocation, result interpretation, retry logic, human-in-the-loop checkpoints, and autonomous execution patterns.
  • Practical MCP experience, including MCP clients/servers, tool and resource exposure, secure access, JSON-RPC-style communication, and integration with engineering systems.
  • Strong scripting and automation skills using Tcl, Python, Perl, shell, or equivalent flow automation technologies.
  • Experience with major EDA ecosystems such as Synopsys, Cadence, Siemens EDA, or equivalent internal platforms.
  • Ability to translate design challenges into repeatable methodology improvements, reusable automation, and measurable productivity gains.
  • Experience defining and executing deployment and migration strategies from current script-driven digital design flows to goal-driven agentic flows, including phased rollout, MCP/tool-adapter integration, validation against golden flows, human-in-the-loop checkpoints, observability, governance, rollback planning, and production adoption across RTL-to-GDS workflows.

Preferred Qualifications

  • Experience with AI-enabled EDA, agent orchestration, retrieval-augmented generation, multi-agent workflows, and workflow state management.
  • Experience developing MCP-enabled connectors or tool adapters for EDA tools, job schedulers, dashboards, repositories, databases, or compute environments.
  • Experience building production-quality flows with observability, auditability, permission control, evaluation harnesses, regression validation, documentation, and release management.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-97b2
Semiconductors

Company

NXP SemiconductorsSemiconductors
Austin (Oakhill, United States of America

Company facts come from this company's own listings. We only show what the postings themselves carry.

Sourced from NXP Semiconductors's careers site·first seen 9 Sept 2026·last verified 10 Sept 2026·How we source jobs

Similar jobs

  • Principal Digital Design Engineer at NXP SemiconductorsChandler, United States of America–match not yet calculated
  • Intern - ASIC Digital Design at Micron TechnologyMinneapolis, United States of America–match not yet calculated
  • Distinguished Technologist, VLSI Engineering at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • Sr Principal VLSI Engineer at HPE (Hewlett Packard Enterprise)Sunnyvale, United States of America–match not yet calculated
  • New College Grad - Engineer, ASIC Digital Design at Micron TechnologyMinneapolis, United States of America–match not yet calculated

Browse more jobs

  • Digital IC Design Engineer jobs in United States
  • IC Verification Engineer jobs in United States
  • Analog IC Design Engineer jobs in United States
  • Process / Device Engineer jobs in United States
  • Digital IC Design Engineer jobs in India
  • Digital IC Design Engineer jobs in Canada